PIC16F616-ESLASHML datasheet(139/172 Pages) APEX

139 / 172 page

Preliminary

DS41288A-page 137

PIC16F616/16HV616

15.5

DC Characteristics:

PIC16F616/16HV616-I (Industrial)

PIC16F616/16HV616-E (Extended)

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operating temperature

-40°C

≤ TA ≤ +85°C for industrial

-40°C

≤ TA ≤ +125°C for extended

Param

No.

Sym

Characteristic

Min

Typ†

Max

Units

Conditions

VIL

Input Low Voltage

I/O Port:

D030

with TTL buffer

Vss

—

0.8

4.5V

≤ VDD ≤ 5.5V

D030A

Vss

—

0.15 VDD

V2.0V

≤ VDD ≤ 4.5V

D031

with Schmitt Trigger buffer

Vss

—

0.2 VDD

V2.0V

≤ VDD ≤ 5.5V

D032

MCLR, OSC1 (RC mode)(1)

VSS

—0.2 VDD

D033

OSC1 (XT and LP modes)

VSS

—0.3

D033A

OSC1 (HS mode)

VSS

—0.3 VDD

VIH

Input High Voltage

I/O ports:

—

D040

with TTL buffer

2.0

—

VDD

V4.5V

≤ VDD ≤ 5.5V

D040A

0.25 VDD + 0.8

—

VDD

V2.0V

≤ VDD ≤ 4.5V

D041

with Schmitt Trigger buffer

0.8 VDD

—VDD

V2.0V

≤ VDD ≤ 5.5V

D042

MCLR

0.8 VDD

—VDD

D043

OSC1 (XT and LP modes)

1.6

—

VDD

D043A

OSC1 (HS mode)

0.7 VDD

—VDD

D043B

OSC1 (RC mode)

0.9 VDD

—VDD

(Note 1)

IIL

Input Leakage Current(2)

D060

I/O ports

—

± 0.1

± 1

μAVSS ≤ VPIN ≤ VDD,

Pin at high-impedance

D061

MCLR(3)

—

± 0.1

± 5

μAVSS ≤ VPIN ≤ VDD

D063

OSC1

—

± 0.1

± 5

μAVSS ≤ VPIN ≤ VDD, XT, HS and

LP oscillator configuration

D070*

IPUR

PORTA Weak Pull-up Current

250

400

μAVDD = 5.0V, VPIN = VSS

VOL

Output Low Voltage(4)

D080

I/O ports

—

0.6

IOL = 8.5 mA, VDD = 4.5V (Ind.)

VOH

Output High Voltage(4)

D090

I/O ports

VDD – 0.7

—

IOH = -3.0 mA, VDD = 4.5V (Ind.)

These parameters are characterized but not tested.

†

Data in ‘Typ’ column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are

not tested.

Note

In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external

clock in RC mode.

Negative current is defined as current sourced by the pin.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent

normal operating conditions. Higher leakage current may be measured at different input voltages.

Including OSC2 in CLKOUT mode.

PIC16F616-E/ML 데이터시트(PDF) 139 Page - Cirrus Logic

PIC16F616-E/ML 데이터시트(HTML) 139 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL