| 전자부품 데이터시트 검색엔진 |
|
CC2430-RTR1-F32 데이터시트(PDF) 152 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CC2430-RTR1-F32 데이터시트(HTML) 152 Page - Texas Instruments |
|
152 / 234 page ![]() CC2430 CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A Page 152 of 232 U0UCR (0xC4) – USART 0 UART Control Bit Name Reset R/W Description 7 FLUSH 0 R0/W1 Flush unit. When set, this event will immediately stop the current operation and return the unit to idle state. UART hardware flow enable. Selects use of hardware flow control with RTS and CTS pins 0 Flow control disabled 6 FLOW 0 R/W 1 Flow control enabled UART data bit 9 contents. This value is used when 9 bit transfer is enabled. When parity is disabled, the value written to D9 is transmitted as the bit 9 when 9 bit data is enabled. If parity is enabled then this bit sets the parity level as follows. 0Odd parity 5 D9 0 R/W 1 Even parity UART 9-bit data enable. When this bit is 1, data is 9 bits and the content of data bit 9 is given by D9 and PARITY. 0 8 bits transfer 4 BIT9 0 R/W 1 9 bits transfer UART parity enable. 0 Parity disabled 3 PARITY 0 R/W 1 Parity enabled UART number of stop bits. Selects the number of stop bits to transmit 0 1 stop bit 2 SPB 0 R/W 1 2 stop bits UART stop bit level 0 Low stop bit 1 STOP 1 R/W 1 High stop bit UART start bit level. The polarity of the idle line is assumed the opposite of the selected start bit level. 0 Low start bit 0 START 0 R/W 1 High start bit |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |