CC2430-RTR1-F32 datasheet(153/234 Pages) TI

153 / 234 page

CC2430

CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A

Page 153 of 232

U0GCR (0xC5) – USART 0 Generic Control

Bit

Name

Reset

R/W

Description

SPI clock polarity

Negative clock polarity

CPOL

R/W

Positive clock polarity

SPI clock phase

Data is output on MOSI when SCK goes from CPOL inverted

to CPOL, and data input is sampled on MISO when SCK goes

from CPOL to CPOL inverted.

CPHA

R/W

Data is output on MOSI when SCK goes from CPOL to CPOL

inverted, and data input is sampled on MISO when SCK goes

from CPOL inverted to CPOL.

Bit order for transfers

LSB first

ORDER

R/W

MSB first

4:0

BAUD_E[4:0]

0x00

R/W

Baud rate exponent value. BAUD_E along with BAUD_M decides

the UART baud rate and the SPI master SCK clock frequency

U0DBUF (0xC1) – USART 0 Receive/Transmit Data Buffer

Bit

Name

Reset

R/W

Description

7:0

DATA[7:0]

0x00

R/W

USART receive and transmit data. When writing this register the

data written is written to the internal, transmit data register. When

reading this register, the data from the internal read data register is

read.

U0BAUD (0xC2) – USART 0 Baud Rate Control

Bit

Name

Reset

R/W

Description

7:0

BAUD_M[7:0]

0x00

R/W

Baud rate mantissa value. BAUD_E along with BAUD_M decides

the UART baud rate and the SPI master SCK clock frequency

CC2430-RTR1-F32 데이터시트(PDF) 153 Page - Texas Instruments

CC2430-RTR1-F32 데이터시트(HTML) 153 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL