STA320 datasheet(15/37 Pages) STMICROELECTRONICS

15 / 37 page

15/37

STA320

5.6.1 Output Configuration

Table 15. Output Configuration Engine Selection

5.6.2 Invalid Input Detect Mute Enable

Setting the IDE bit enables this function, which looks at the input I2S data and will automatically mute if the sig-

nals are perceived as invalid.

5.6.3

Detects loss of input MCLK in binary mode and will output 50% duty cycle.

5.6.4

Actively prevents double trigger of LRCLK.

5.6.5

When active will issue a power device power down signal(EAPD) on clock loss detection

BIT

R/W

RST

NAME

DESCRIPTION

R/W

OCFG0

Selects the Output Configuration

1R/W

OCFG1

OCFG(1..0)

Output Configuration

2 Channel (Full-Bridge) Power, 1 Channel DDX:

1A/1B

→ 1A/1B w/ C1BO 0°

2A/2B

→ 2A/2B w/ C2BO 90/180°

3A/3B

→3A/3B w/ C3BO 45°

2(Half-Bridge).1(Full-Bridge) On-Board Power:

→ 1A

Binary 0°

→ 1B

Binary 90°

3A/3B

→ 2A/2B Binary 45°

→ 3A

Binary 0°

→ 3B

Binary 90°

2 Channel (Full-Bridge) Power, 2 Channel Data-Out:

1A/1B

→ 1A/1B Binary 0°

2A/2B

→ 2A/2B Binary 90°

→ 3A

Binary 0°

→ 3B

Binary 90°

1 Channel Mono-Parallel:

→ 1A/1B

w/ C3BO 45°

→ 2A/2B

w/ C3BO 45°

3A/3B

→ 3A/3B w/ C3BO 45°

Note

To the left of the arrow is the processing channel. Note that though the defaults are shown,

using channel output mapping, any of the three processing channel outputs can be used for

any of the three inputs

BIT

R/W

RST

NAME

DESCRIPTION

R/W

IDE

Invalid Input Detect Mute Enable: Setting of 1 enables the

automatic invalid input detect mute

BIT

R/W

RST

NAME

DESCRIPTION

R/W

BCLE

Binary Output Mode Clock Loss Detection Enable

BIT

R/W

RST

NAME

DESCRIPTION

R/W

LDTE

LRCLK Double Trigger Protection Enable

BIT

R/W

RST

NAME

DESCRIPTION

R/W

ECLE

Auto EAPD on Clock Loss

STA320 데이터시트(PDF) 15 Page - STMicroelectronics

STA320 데이터시트(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

데이터시트 다운로드

링크 URL