MOSA

MS6257

GAIN AND ATTENUATION VOLUME CONTROLLER IC

REV 1

6

www.mosanalog.com

Timing of SDA and SCL bus lines

S

S

P

SDA

SCL

Standard mode

Symbol

Parameter

Min

Max

Unit

SCL clock frequency

0

100

kHz

Hold time (repeated) START condition.

After this period, the first clock pulse is generated

4.0

-

us

LOW period of the SCL clock

4.7

-

us

HIGH period of the SCL clock

4.0

-

us

Set-up time for a repeated START condition

4.7

-

us

Data hold time:

For I

0

3.45

us

Data-set-up time

250

-

ns

Rise time of both SDA and SCL signals

-

1000

ns

Fall time of both SDA and SCL signals

-

300

ns

Set-up time for STOP condition

4.0

-

us

Bus free time between a STOP and START condition

4.7

-

us

Capacitive load for each bus line

-

400

pF

Noise margin at the LOW level for each connected device (including

hysteresis)

-

V

Noise margin at the HIGH level for each connected device (including

hysteresis)

-

V