전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADRF5141BCCZN-R7 데이터시트(PDF) 6 Page - Analog Devices

부품명 ADRF5141BCCZN-R7
상세설명  Silicon, Transmit and Receive Switch with Limiter, 6 GHz to 12 GHz
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADRF5141BCCZN-R7 데이터시트(HTML) 6 Page - Analog Devices

Back Button ADRF5141BCCZN-R7 Datasheet HTML 2Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 3Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 4Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 5Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 6Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 7Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 8Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 9Page - Analog Devices ADRF5141BCCZN-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
Data Sheet
ADRF5141
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. 0 | 6 of 13
Figure 3. Pin Configuration (Top View)
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 2, 4 to 8, 10, 11, 15, 16, 18 to 20
GND
Ground. The GND pins must be connected to the RF and DC ground of the
PCB.
3
ANT
Antenna Port. Th ANT pin is DC-coupled to 0 V and AC matched to 50 Ω. No
DC blocking capacitor is necessary when the RF line potential is equal to 0 V
DC. See Figure 4 for the interface schematic.
9
RX
Receive Port. Th RX pin is DC-coupled to 0 V and AC matched to 50 Ω. No
DC blocking capacitor is necessary when the RF line potential is equal to 0 V
DC. See Figure 4 for the interface schematic.
12
CTRL
Control Input. See Figure 5 for the interface schematic.
13
VDD
Positive Supply Voltage Pin. See Figure 6 for the interface schematic.
14
VSS
Negative Supply Voltage Pin. See Figure 7 for the interface schematic.
17
TX
Transmit Port. The TX pin is DC-coupled to 0 V and AC matched to 50 Ω. No
DC blocking capacitor is necessary when the RF line potential is equal to 0 V
DC. See Figure 4 for the interface schematic.
EPAD
Exposed Pad. The exposed pad must be connected to the RF and DC
ground of the PCB.
INTERFACE SCHEMATICS
Figure 4. ANT, TX, and RX Pins Interface Schematic
Figure 5. CTRL Interface Schematic
Figure 6. VDD Pin Interface Schematic
Figure 7. VSS Pin Interface Schematic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com