전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STAC9721 데이터시트(PDF) 33 Page - List of Unclassifed Manufacturers

부품명 STAC9721
상세설명  Stereo AC 97 Codec With Multi-Codec Option
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC1 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC1 - List of Unclassifed Manufacturers

STAC9721 데이터시트(HTML) 33 Page - List of Unclassifed Manufacturers

Back Button STAC9721 Datasheet HTML 29Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 30Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 31Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 32Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 33Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 34Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 35Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 36Page - List of Unclassifed Manufacturers STAC9721 Datasheet HTML 37Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 48 page
background image
SigmaTel, Inc.
Data Sheet
STAC9721
33
04/07/00
04/07/00
8. EXTENDED CODEC FUNCTIONALITY
8.1 Anti-Pop Circuitry
The STAC9721/23 provides an integrated output signal (APOP on pin 34) to aid in low-component-count
anti-pop implementations. An audible speaker "pop" can occur when the main power is applied to, or
removed from, the codec or audio output amplifier. In ac coupled systems, the speaker sided of the ac
coupling capacitor is shunted to ground through a transistor or FET; this prevents audible pops when the
system is powering on and off. A 10
µF capacitor on CAP1 provides a delay to hold-off power to the
output stages on power up. A 22
µF capacitor provides reserve power to sustain the output shunting
action until the power has been fully removed on power down. APOP is active logic high during shunting
operations; APOP is at logic low during normal operations.
9. AC TIMING CHARACTERISTICS (Tambient = 25 °C, AVdd = DVdd = 5.0V or 3.3V ± 5%,
AVss=DVss+0V; 50pF external load)
9.1 Cold Reset
Figure 13. Cold Reset
RESET#
BIT_CLK
Tres_low
Trst2clk
Table 23. Cold Reset
Parameter
Symbol
Min
Typ
Max
Units
RESET# active low pulse width
Tres_low
1.0
-
-
us
RESET# inactive to BIT_CLK startup delay
Trst2clk
162.8
-
-
ns
# denotes active low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com