SPC574S60 datasheet(41/77 Pages) STMICROELECTRONICS

41 / 77 page

DS10601 Rev 6

41/77

SPC574Sx

Electrical characteristics

Figure 10. ADC decoupling capacitance/resistance scheme

Note:

All 1.2V pins should be shorted externally on board with minimum resistance and minimum

inductance. It is recommended to use a 1.2V plane on which all 1.2V pins are shorted to

keep resistance and inductance negligible. Recommended capacitors should be placed

very close to the device pins such that parasitic resistance can be reduced. Connection from

VDD_LV pin to capacitor top plate should not exceed more than 5mohm in resistance and

0.5nH in inductance. Similarly connection from bottom plate of capacitor to PCB ground

should not have more than 5mohm resistance and 0.5nH inductance.

DEVICE

VHV_ADC

VREF_ADC

INPUT CHANNEL

VHV_ADC[1:0] VREF_ADC[1:0]

ADC channel[31:0]

Table 22. ADC decoupling capacitance/resistance values

Label

Instances

Value

Recommended commercial components

based on PVT/aging degradation

470 nF

min 1 µF

5 to 8

max 8

1 µF

min 2.2 µF

≥ 8192(1) × Cs(2) × 2(3) = 115 nF

min 200 nF

<= 1/(8192(1) × Fs × Cs(2) × 2(3))=13 Ω

max 10

Factor depending on the ADC 12 bits

Input capacitance Cs = 7 pF

Factor for 2 ADCs on the same physical channel

Table 23. Package ADC supply decoupling capacitance

PAD

eTQFP100 package

VREFH_ADC_S0

VDD_HV_ADC_S0

VREFH_ADC_S1

—

VDD_HV_ADC_E0

SPC574S60 데이터시트(PDF) 41 Page - STMicroelectronics

SPC574S60 데이터시트(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

데이터시트 다운로드

링크 URL