| 전자부품 데이터시트 검색엔진 |
|
STBC15 데이터시트(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STBC15 데이터시트(HTML) 10 Page - STMicroelectronics |
|
10 / 23 page ![]() 6 Control pin description PG Power-Good open-drain, active high-z output pin. It provides the status about OUT valid voltage based. If OUT voltage is higher than VBAT_CONN (4.1 V) then the pin goes to high-z. It is pulled down if OUT voltage is lower VBAT_CONN (4.1 V). It requires an external pull-up resistor connected to VOUT. CHGINOK Input voltage source Power Good pin. It goes to high-z when the input voltage source is not valid. Logic negate. VSET0,1 Set the floating battery voltage value. They can be tied to CHGIN or GND thus determining four different settings. ISET0,1 Set the charging current. They can be tied to CHGIN or GND thus determining four different settings. PKM Peak mode input. It allows reducing battery shutdown threshold from normal operating mode to lower threshold level. This enables the application to temporarily support load peak current that could otherwise generate false battery shutdown detection. SM Shelf-mode activation pin. Active high input with internal pull-down resistor to reduce external components. When high, the device enters shelf-mode. Block diagram. Figure 9. STBC15 block diagram STBC15 Control pin description DS12551 - Rev 1 page 10/23 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |