전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ICS93701 데이터시트(PDF) 5 Page - Integrated Circuit Systems

부품명 ICS93701
상세설명  DDR Phase Lock Loop Clock Driver
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS93701 데이터시트(HTML) 5 Page - Integrated Circuit Systems

  ICS93701 Datasheet HTML 1Page - Integrated Circuit Systems ICS93701 Datasheet HTML 2Page - Integrated Circuit Systems ICS93701 Datasheet HTML 3Page - Integrated Circuit Systems ICS93701 Datasheet HTML 4Page - Integrated Circuit Systems ICS93701 Datasheet HTML 5Page - Integrated Circuit Systems ICS93701 Datasheet HTML 6Page - Integrated Circuit Systems ICS93701 Datasheet HTML 7Page - Integrated Circuit Systems ICS93701 Datasheet HTML 8Page - Integrated Circuit Systems ICS93701 Datasheet HTML 9Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 5 / 9 page
background image
5
ICS93701
0417B—10/29/02
Recommended Operating Condition (see note1)
TA = 0 - 85
oC; Supply Voltage A
VDD, VDD = 2.5V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
VDDQ, AVDD
2.3
2.5
2.7
VDDI2C
2.3
3.6
V
VIL
-0.3
0
VDD-0.4
V
VIH
0.4
0.71
VDD+0.3
V
DC - CLKT, FB_INT
0.36
VDDQ +0.6
V
AC - CLKT, FB_INT
0.5
VDDQ +0.6
V
Output differential crossing
voltage
VOX
VDDQ/2 -0.2
1.25
VDDQ/2 +0.2
V
1 Differential input signal voltage specifies the differential voltage [V
TR - VCP] required for switching,
where VTR is the true input level and VCP is the complementary input level.
Input voltage level
Analog/core Supply
Voltage
Input differential-pair
voltage swing
1
VID
V
Input differential crossing
voltage
VIX
0.45x(VIH-VIL)0.55x(VIH-VIL)
Timing Requirements
TA = 0 - 85
oC; Supply Voltage A
VDD, VDD = 2.5V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNITS
Max clock frequency
freqop
2.5V+0.2V @ 25
oC
33
270
MHz
Application Frequency Range
freqApp
2.5V+0.2V @ 25
oC
60
170
MHz
Input clock duty cycle
dtin
40
60
%
from VDD = 3.3V to 1%
target freq.
100
µs
CLK stabilization
TSTAB



Html Pages

1 2 3 4 5 6 7 8 9


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com