ADC12DL080EVAL datasheet(4/24 Pages) NSC

4 / 24 page

Pin Descriptions and Equivalent Circuits (Continued)

Pin No.

Symbol

Equivalent Circuit

Description

OF/DOEN

OF/DOEN selects the output format (OF) or enables the DRDY

output (DOEN). The state of this pin also controls the function

of pins 22 and 41.

When OF/DOEN is tied to V

RMAorVRMB, DRDY is enabled.

Pin 41 is used as the DRDY output strobe, and pin 22 is used

to select the output format. Output Enable for channels A and

B are not available in this mode.

When OF/DOEN is LOW, the output data format is offset

binary.

With OF/DOEN tied HIGH, the output format is 2’s

complement.

See Table 4 in Section 2.3 for more information.

OEA/OF

Output Enable for Channel A (OEA ) or Output format (OF).

The function of this pin is controlled by the state of pin 21.

When DRDY is enabled (pin 21 tied to V

RMAorVRMB) this pin

sets the output format. When LOW, the output data format is

offset binary. When HIGH, the output format is 2’s

complement.

When DRDY is not enabled (pin 21 is LOW or HIGH) this pin

is the Output Enable for Channel A. When LOW the outputs for

Channel A are active. When HIGH, the outputs for Channel A

are in a high impedance state.

See Table 4 in Section 2.3 for more information.

OEB/DRDY

Output Enable for Channel B (OEB ) or Data Ready Output

strobe (DRDY). The function of this pin is controlled by the

state of pin 21.

When DRDY is enabled (pin 21 tied to V

RMAorVRMB) this pin

is the DRDY output. The data outputs are synchronized with

the falling edge of this signal. This signal switches at the same

rate as the input clock.

When DRDY is not enabled (pin 21 is LOW or HIGH) this pin

is the Output Enable for Channel B. When LOW the outputs for

Channel B are active. When HIGH, the outputs for Channel B

are in a high impedance state.

See Table 4 in Section 2.3 for more information.

PD is the Power Down input pin. When high, this input puts the

converter into the power down mode. When this pin is low, the

converter is in the active mode.

24–29

34–39

DA0–DA5

DA6-DA11

Digital data output pins that make up the 12-bit conversion

results of their respective converters. DA0 and DB0 are the

LSBs, while DA11 and DB11 are the MSBs of the output word.

Output levels are TTL/CMOS compatible. Optimum loading is

< 10pF.

42–47

52–57

DB0–DB5

DB6-DB11

ADC12DL080EVAL 데이터시트(PDF) 4 Page - National Semiconductor (TI)

ADC12DL080EVAL 데이터시트(HTML) 4 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

데이터시트 다운로드

링크 URL