| 전자부품 데이터시트 검색엔진 |
|
74AHC259 데이터시트(PDF) 13 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74AHC259 데이터시트(HTML) 13 Page - NXP Semiconductors |
|
13 / 20 page ![]() 2000 Mar 14 13 Philips Semiconductors Product specification 8-bit addressable latch 74AHC259; 74AHCT259 AC WAVEFORMS handbook, halfpage MNA569 D input Qn output tPHL tPLH GND VCC VM (2) VM (1) VOH VOL Fig.5 The data input (D) to output (Qn) propagation delays. FAMILY VI INPUT REQUIREMENTS VM(1) INPUT VM(2) OUTPUT AHC GND to VCC 50% VCC 50% VCC AHCT GND to 3.0 V 1.5 V 50% VCC handbook, halfpage MNA568 An input Qn output tPHL tPLH GND VCC VM (2) VM (1) VOH VOL Fig.6 The address input (An) to output (Qn) propagation delays. FAMILY VI INPUT REQUIREMENTS VM(1) INPUT VM(2) OUTPUT AHC GND to VCC 50% VCC 50% VCC AHCT GND to 3.0 V 1.5 V 50% VCC FAMILY VI INPUT REQUIREMENTS VM(1) INPUT VM(2) OUTPUT AHC GND to VCC 50% VCC 50% VCC AHCT GND to 3.0 V 1.5 V 50% VCC Fig.7 The enable input (LE) to output (Qn) propagation delays, the enable input pulse width. handbook, full pagewidth MNA570 LE input Qn output tPHL tPLH tW VM (2) VOH VCC GND VCC GND VOL VM (1) D input |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |