전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MPC9773 데이터시트(PDF) 6 Page - Freescale Semiconductor, Inc

부품명 MPC9773
상세설명  3.3 V 1:12 LVCMOS PLL Clock Generator
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC9773 데이터시트(HTML) 6 Page - Freescale Semiconductor, Inc

Back Button MPC9773 Datasheet HTML 2Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 3Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 4Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC9773 Datasheet HTML 10Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 19 page
background image
Advanced Clock Drivers Device Data
6
Freescale Semiconductor
MPC9773
Table 10. AC Characteristics (VCC = 3.3 V ± 5%, TA = -40°C to 85°C)(1), (2)
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fREF
Input Reference Frequency
÷ 4 feedback
÷ 6 feedback
÷ 8 feedback
÷ 10 feedback
÷ 12 feedback
÷ 16 feedback
÷ 20 feedback
÷ 24 feedback
÷ 32 feedback
÷ 40 feedback
Input Reference Frequency in PLL Bypass Mode
50.0
33.3
25.0
20.0
16.6
12.5
10.0
8.33
6.25
5.00
121.2
80.8
60.6
48.5
40.4
30.3
24.2
20.2
15.1
12.1
250
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
PLL locked
PLL bypass
fVCO
VCO Frequency Range
200
485
MHz
fMAX
Output Frequency
÷ 2 output
÷ 4 output
÷ 6 output
÷ 8 output
÷ 10 output
÷ 12 output
÷ 16 output
÷ 20 output
÷ 24 output
100.0
50.0
33.3
25.0
20.0
16.6
12.5
10.0
8.33
242.5
121.2
80.8
60.6
48.5
40.4
30.3
24.2
20.2
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
PLL locked
fSTOP_CLK
Serial Interface Clock Frequency
20
MHz
VPP
Peak-to-Peak Input Voltage
PCLK, PCLK
400
1000
mV
LVPECL
VCMR
Common Mode Range(3)
PCLK, PCLK
1.2
VCC – 0.9
V
LVPECL
tPW,MIN
Input Reference Pulse Width(4)
2.0
ns
tR, tF
CCLKx Input Rise/Fall Time(5)
1.0
ns
0.8 to 2.0 V
t(∅)
Propagation Delay (static phase offset)(6)
6.25 MHz < fREF < 65.0 MHz
65.0 MHz < fREF < 125 MHz
fREF = 50 MHz and feedback = ÷8
–3
–4
–166
+3
+4
+166
°
°
ps
PLL locked
tSK(O)
Output-to-Output Skew(7)
within QA outputs
within QB outputs
within QC outputs
all outputs
100
100
100
250
ps
ps
ps
ps
DC
Output Duty Cycle(8)
(T
÷2) –200
T
÷2
(T
÷2) +200
ps
tR, tF
Output Rise/Fall Time
0.1
1.0
ns
0.55 to 2.4 V
tPLZ, HZ
Output Disable Time
8.0
ns
tPZL, LZ
Output Enable Time
8.0
ns
tJIT(CC)
Cycle-to-cycle Jitter(9)
150
ps
tJIT(PER)
Period Jitter(10)
100
ps
tJIT(∅)
I/O Phase Jitter RMS (1
σ)(11)
÷ 4 feedback
÷ 6 feedback
÷ 8 feedback
÷ 10 feedback
÷ 12 feedback
÷ 16 feedback
÷ 20 feedback
÷ 24 feedback
÷ 32 feedback
÷ 40 feedback
11
86
13
88
16
19
21
22
27
30
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
(VCO = 400 MHz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com