전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISO808TR 데이터시트(PDF) 18 Page - STMicroelectronics

부품명 ISO808TR
상세설명  Galvanic isolated octal high-side power solid state relay for high inductive loads
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ISO808TR 데이터시트(HTML) 18 Page - STMicroelectronics

Back Button ISO808TR Datasheet HTML 14Page - STMicroelectronics ISO808TR Datasheet HTML 15Page - STMicroelectronics ISO808TR Datasheet HTML 16Page - STMicroelectronics ISO808TR Datasheet HTML 17Page - STMicroelectronics ISO808TR Datasheet HTML 18Page - STMicroelectronics ISO808TR Datasheet HTML 19Page - STMicroelectronics ISO808TR Datasheet HTML 20Page - STMicroelectronics ISO808TR Datasheet HTML 21Page - STMicroelectronics ISO808TR Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 38 page
background image
Figure 11. Direct Control Mode, time diagram
6.3
Synchronous Control Mode (SCM)
When SYNC and LOAD inputs are independently driven, the device can operate in synchronous control mode
(SCM). The SCM is used to reduce the jittering of the outputs and to drive all outputs of different devices at the
same time. In SCM the LOAD signal is forced low to update the input buffer while the SYNC signal is high. The
LOAD signal is raised and the SYNC one is forced low for at least tSYNC(SCM). During this period, the internal
refresh is disabled and any pending transmission between the low voltage and the isolated side is completed.
When the SYNC signal is raised the channel output configuration is changed according to the one stored in the
input. If the tSYNC(SCM) limit is met, the maximum jitter of the channel outputs is tjitter(SCM). If more devices share
the same SYNC signal, all device outputs change simultaneously with a maximum jitter related to maximum delay
and maximum jitter for single device.
Table 16. Interface signal operation in synchronous mode
LOAD
SYNC
OUT_EN
Device behavior
Don't care Don't care
Low(1)
The outputs are disabled (turned off)
High
High
High
The outputs are left unchanged
Low
High
High
The input buffer is enabled, the outputs are left unchanged
High
Low
High
The internal refresh signal is disabled, the transmission buffer is updated and the outputs
are left unchanged
Low
Low
High
Should be avoided (DCM operation only)
1. The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low
Figure 12. Synchronous Control Mode, IC configuration
ISO808, ISO808-1
Synchronous Control Mode (SCM)
DS14169 - Rev 1
page 18/38



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com