| 전자부품 데이터시트 검색엔진 |
|
UPSD325X 데이터시트(PDF) 135 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD325X 데이터시트(HTML) 135 Page - STMicroelectronics |
|
135 / 176 page ![]() 135/176 µPSD325X DEVICES External Chip Select The CPLD also provides two External Chip Select (ECS1-ECS2) outputs on Port D pins that can be used to select external devices. Each External Chip Select (ECS1-ECS2) consists of one product term that can be configured active High or Low. The output enable of the pin is controlled by either the output enable product term or the Direction Register. (See Figure 68.) Figure 68. Port D External Chip Select Signals POLARITY BIT PD2 PIN PT2 ECS2 DIRECTION REGISTER ENABLE (.OE) POLARITY BIT PD1 PIN PT1 ECS1 ENABLE (.OE) DIRECTION REGISTER AI06607 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |