 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ISO721 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ISO721 데이터시트(HTML) 7 Page - Texas Instruments |
|
|
7 / 22 page  www.ti.com ELECTRICAL CHARACTERISTICS: V CC1 and VCC2 at 3.3-V OPERATION SWITCHING CHARACTERISTICS: V CC1 and VCC2 at 3.3-V OPERATION ISO721, ISO721M ISO722, ISO722M SLLS629B – JANUARY 2006 – REVISED MAY 2006 over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Quiescent 0.3 0.5 ICC1 VCC1 supply current VI = VCC or 0 V, No load mA 25 Mbps 1 2 ISO722/722M EN at VCC 150 µA Sleep Mode VI = VCC or 0 V, No load ICC2 VCC2 supply current EN at 0 V or Quiescent 4 6.5 ISO721/721M mA 25 Mbps VI = VCC or 0 V, No load 5 7.5 IOH = –4 mA, See Figure 1 VCC – 0.4 3 VOH High-level output voltage V IOH = –20 µA, See Figure 1 VCC – 0.1 3.3 IOL = 4 mA, See Figure 1 0.2 0.4 VOL Low-level output voltage V IOL = 20 µA, See Figure 1 0 0.1 VI(HYS) Input voltage hysteresis 150 mV IIH High-level input current EN, IN at 2 V 10 µA IIL Low-level input current EN, IN at 0.8 V –10 High-impedance output IOZ ISO722, ISO722M EN, IN at VCC 1 µA current CI Input capacitance to ground IN at VCC, VI = 0.4 sin (4E6πt) 1 pF CMTI Common-mode transient immunity VI = VCC or 0 V, See Figure 5 25 40 kV/ µs over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tPLH Propagation delay, low-to-high-level output 17 20 34 tPHL Propagation delay , high-to-low-level output ISO72x 17 20 34 ns tsk(p) Pulse skew |tPHL– tPLH| 0.5 3 EN at 0 V, See Figure 1 tPLH Propagation delay, low-to-high-level output 10 12 25 tPHL Propagation delay, high-to-low-level output ISO72xM 10 12 25 tsk(p) Pulse skew |tPHL– tPLH| 0.5 1 tsk(pp)(1) Part-to-part skew 0 5 ns tr Output signal rise time 2 EN at 0 V, ns See Figure 1 tf Output signal fall time 2 Sleep-mode propagation delay, tpHZ 7 13 25 ns high-level-to-high-mpedance output See Figure 2 Sleep-mode propagation delay, tpZH 5 6 8 µs high-impedance-to-high-level output ISO722 ISO722M Sleep-mode propagation delay, tpLZ 7 13 25 ns low-level-to-high-impedance output See Figure 3 Sleep-mode propagation delay, tpZL 5 6 8 µs high-impedance-to-low-level output tfs Failsafe output delay time from input power loss See Figure 4 3 µs 100 Mbps NRZ data input, See Figure 6 2 ISO72x 100 Mbps unrestricted bit run length data 3 input, See Figure 6 tjit(PP) Peak-to-peak eye-pattern jitter ns 150 Mbps NRZ data input, See Figure 6 1 ISO72xM 150 Mbps unrestricted bit run length data 2 input, See Figure 6 (1) tsk(PP) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. 7 Submit Documentation Feedback |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
