| 전자부품 데이터시트 검색엔진 |
|
ST33TPM12LPC 데이터시트(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST33TPM12LPC 데이터시트(HTML) 5 Page - STMicroelectronics |
|
5 / 13 page ![]() DocID022203 Rev 4 5/13 ST33TPM12LPC Pin and signal description Table 1. Pin descriptions Signal Type Description VPS Input 3.3V Power supply. This pin must be connected to 3.3V DC power rail supplied by the motherboard. GND Input GND has to be connected to the main motherboard ground. LAD[3:0] Bidir LPC Multiplexed Command, Address and Data (see LPC Spec) LCLK Input Clock Same clock as PCI clock on the host (typically 33 MHz, but may be as low as 10 MHz). Same clock phase with typical PCI skew. (see LPC Spec) LFRAME Input Frame indicates start of a new cycle, termination of broken cycle (see LPC Spec) LPCPD Input Power Down indicates that the peripheral should prepare for power to be removed from the LPC i/F devices. Actual power removal is system dependent (see LPC Spec) LRESET Input Reset used to re-initialize the device PP Input Physical Presence, active high, internal pull-down. Used to indicate Physical Presence to the TPM. SERIRQ Bidir Serialized IRQ is used by TPM to handle interrupt support (see LPC Spec) VNC - Vendor-controlled No Connect: internal pull-up implemented. Can be left unconnected. Must not be tied to GND. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |