전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F103C8T7XXX 데이터시트(PDF) 56 Page - STMicroelectronics

부품명 STM32F103C8T7XXX
상세설명  Medium-density performance line Arm®-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F103C8T7XXX 데이터시트(HTML) 56 Page - STMicroelectronics

Back Button STM32F103C8T7XXX Datasheet HTML 52Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 53Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 54Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 55Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 56Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 57Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 58Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 59Page - STMicroelectronics STM32F103C8T7XXX Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 116 page
background image
Electrical characteristics
STM32F103x8, STM32F103xB
56/116
DS5319 Rev 18
5.3.8
PLL characteristics
The parameters given in Table 27 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 9.
5.3.9
Memory characteristics
Flash memory
The characteristics are given at TA = –40 to 105 °C unless otherwise specified.
Table 26. Low-power mode wakeup timings
Symbol
Parameter
Typ
Unit
tWUSLEEP(1)
1. The wakeup times are measured from the wakeup event to the point in which the user application code
reads the first instruction.
Wakeup from Sleep mode
1.8
µs
tWUSTOP(1)
Wakeup from Stop mode (regulator in run mode)
3.6
Wakeup from Stop mode (regulator in low-power mode)
5.4
tWUSTDBY(1)
Wakeup from Standby mode
50
Table 27. PLL characteristics
Symbol
Parameter
Value
Unit
Min(1)
1. Evaluated by characterization, not tested in production, unless otherwise specified.
Typ
Max(1)
fPLL_IN
PLL input clock(2)
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
18.0
25
MHz
PLL input clock duty cycle
40
-
60
%
fPLL_OUT
PLL multiplier output clock
16
-
72
MHz
tLOCK
PLL lock time
-
-
200
µs
Jitter
Cycle-to-cycle jitter
-
-
300
ps
Table 28. Flash memory characteristics
Symbol
Parameter
Conditions
Min(1)
Typ
Max(1)
Unit
tprog
16-bit programming time TA–40 to +105 °C
40
52.5
70
µs
tERASE Page (1 KB) erase time
TA –40 to +105 °C
20
-
40
ms
tME
Mass erase time
TA –40 to +105 °C
20
-
40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com