전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LNBK20D2 데이터시트(PDF) 11 Page - STMicroelectronics

부품명 LNBK20D2
상세설명  LNB SUPPLY AND CONTROL VOLTAGE REGULATOR (PARALLEL INTERFACE)
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBK20D2 데이터시트(HTML) 11 Page - STMicroelectronics

Back Button LNBK20D2 Datasheet HTML 6Page - STMicroelectronics LNBK20D2 Datasheet HTML 7Page - STMicroelectronics LNBK20D2 Datasheet HTML 8Page - STMicroelectronics LNBK20D2 Datasheet HTML 9Page - STMicroelectronics LNBK20D2 Datasheet HTML 10Page - STMicroelectronics LNBK20D2 Datasheet HTML 11Page - STMicroelectronics LNBK20D2 Datasheet HTML 12Page - STMicroelectronics LNBK20D2 Datasheet HTML 13Page - STMicroelectronics LNBK20D2 Datasheet HTML 14Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 11 / 14 page
background image
LNBK20D2
11/14
THERMAL DESIGN NOTE
During normal operation, this device dissipates some power. At maximum rated output current (400mA),
the voltage drop on the linear regulator lead to a total dissipated power that is of about 2W. The heat
generated requires a suitable heatsink to keep the junction temperature below the over temperature
protection threshold. Assuming a 40°C temperature inside the Set-Top-Box case, the total Rthj-amb has
to be less than 43°C/W.
While this can be easily achieved using a through-hole power package that can be attached to a small
heatsink or to the metallic frame of the receiver, a surface mount power package must rely on PCB
solutions whose thermal efficiency is often limited. The simplest solution is to use a large, continuous
copper area of the GND layer to dissipate the heat coming from the IC body.
The SO-20 package of this IC has 4 GND pins that are not just intended for electrical GND connection, but
also to provide a low thermal resistance path between the silicon chip and the PCB heatsink. Given an
Rthj-c equal to 15°C/W, a maximum of 28°C/W are left to the PCB heatsink. This figure is achieved if a
minimum of 25cm2 copper area is placed just below the IC body. This area can be the inner GND layer of
a multi-layer PCB, or, in a dual layer PCB, an unbroken GND area even on the opposite side where the
IC is placed. In both cases, the thermal path between the IC GND pins and the dissipating copper area
must exhibit a low thermal resistance.
In figure 4, it is shown a suggested layout for the SO-20 package with a dual layer PCB, where the IC
Ground pins and the square dissipating area are thermally connected through 32 vias holes, filled by
solder. This arrangement, when L=50mm, achieves an Rthc-a of about 28°C/W.
Different layouts are possible, too. Basic principles, however, suggest to keep the IC and its ground pins
approximately in the middle of the dissipating area; to provide as many vias as possible; to design a
dissipating area having a shape as square as possible and not interrupted by other copper traces.
SO-20 SUGGESTED PCB HEATSINK LAYOUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com