 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
M5CAARCH-RM/D 데이터시트(PDF) 27 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
M5CAARCH-RM/D 데이터시트(HTML) 27 Page - NXP Semiconductors |
|
|
27 / 114 page  03 C3ENPA1-DS/D Rev 03 Chapter 2 SIGNAL DESCRIPTIONS Signal Summary There are nine (9) functional groupings of signals in the C-3e Network Processor: • Clock — 7 pins • Channel Processors (CP0 - CP7) — 8x7 = 56 pins • Executive Processor (XP) — 57 pins – PCI Interface — 50 pins – PROM Interface — 4 pins – Serial Bus Interface — 2 pins – General System Interface — 1 pin • Fabric Processor (FP) — 42 pins • Buffer Management Unit (BMU) — 160 pins • Table Lookup Unit (TLU) — 99 pins • Queue Management Unit (QMU) — 59 pins • Power — 234 pins • Test — 14 pins Two (2) of the sections (CPs and FP) are configurable, depending on the type of device being implemented. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
