STM32U5A5QJ datasheet(75/382 Pages) STMICROELECTRONICS

75 / 382 page

DS13543 Rev 1

75/382

STM32U5Axxx

Functional overview

•

Interrupts services

3.37

Digital camera interface (DCMI)

The DCMI is a synchronous parallel interface able to receive a high-speed data flow from

an external 8-, 10-, 12- or 14-bit CMOS camera module. It supports different data formats:

YCbCr4:2:2/RGB565 progressive video and compressed data (JPEG).

This interface is for use with black and white cameras, X24 and X5 cameras, and it is

assumed that all preprocessing such as resizing is performed in the camera module.

The DCMI features are:

•

8-, 10-, 12- or 14-bit parallel interface

•

Embedded/external line and frame synchronization

•

Continuous or snapshot mode

•

Crop feature

•

Supports the following data formats:

–

8/10/12/14-bit progressive video: either monochrome or raw Bayer

–

YCbCr 4:2:2 progressive video

–

RGB 565 progressive video

–

Compressed data: JPEG

3.38

Parallel synchronous slave interface (PSSI)

The PSSI and the DCMI use the same circuitry. As a result, these two peripherals cannot be

used at the same time: when using the PSSI, the DCMI registers cannot be accessed, and

vice versa. In addition, the PSSI and the DCMI share the same alternate functions and the

same interrupt vector.

The PSSI is a generic synchronous 8-/16-bit parallel data input/output slave interface. It

enables the transmitter to send a data valid signal that indicates when the data is valid, and

the receiver to output a flow control signal that indicates when it is ready to sample the data.

The PSSI peripheral main features are the following:

•

Slave mode operation

•

8-bit or 16-bit parallel data input or output

•

4-word (16-byte) FIFO

•

Data enable (PSSI_DE) alternate function input and ready (PSSI_RDY) alternate

function output

When selected, these inputs can either enable the transmitter to indicate when the data is

valid, or allow the receiver to indicate when it is ready to sample the data, or both.

3.39

LCD-TFT display controller (LTDC)

The LCD-TFT (liquid crystal display - thin film transistor) display controller provides a

parallel digital RGB (Red, Green, Blue) and signals for horizontal/vertical synchronization,

pixel clock and data enable as output to interface directly to a variety of LCD and TFT

panels.

STM32U5A5QJ 데이터시트(PDF) 75 Page - STMicroelectronics

STM32U5A5QJ 데이터시트(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL