전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT25DF641A 데이터시트(PDF) 21 Page - Renesas Technology Corp

부품명 AT25DF641A
상세설명  64-Mbit, 2.7V Minimum SPI Serial Flash Memory with Dual–I/O Support
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

AT25DF641A 데이터시트(HTML) 21 Page - Renesas Technology Corp

Back Button AT25DF641A Datasheet HTML 17Page - Renesas Technology Corp AT25DF641A Datasheet HTML 18Page - Renesas Technology Corp AT25DF641A Datasheet HTML 19Page - Renesas Technology Corp AT25DF641A Datasheet HTML 20Page - Renesas Technology Corp AT25DF641A Datasheet HTML 21Page - Renesas Technology Corp AT25DF641A Datasheet HTML 22Page - Renesas Technology Corp AT25DF641A Datasheet HTML 23Page - Renesas Technology Corp AT25DF641A Datasheet HTML 24Page - Renesas Technology Corp AT25DF641A Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 57 page
background image
21
AT25DF641A [DATASHEET]
8793G–DFLASH–02/2022
9.
Protection Commands and Features
9.1
Write Enable
The Write Enable command is used to set the Write Enable Latch (WEL) bit in the Status Register to a Logical 1 state.
The WEL bit must be set before a Byte/Page Program, Erase, Protect Sector, Unprotect Sector, Sector Lockdown,
Freeze Sector Lockdown State, Program OTP Security Register, or Write Status Register command can be executed.
This makes the issuance of these commands a two-step process, thereby reducing the chances of a command being
accidentally or erroneously executed. If the WEL bit in the Status Register is not set prior to the issuance of one of these
commands, then the command will not be executed.
To issue the Write Enable command, the CS pin must first be asserted and the opcode of 06h must be clocked into the
device. No address bytes need to be clocked into the device, and any data clocked in after the opcode will be ignored.
When the CS pin is deasserted, the WEL bit in the Status Register will be set to a Logical 1. The complete opcode must
be clocked into the device before the CS pin is deasserted, and the CS pin must be deasserted on an even byte
boundary (multiples of eight bits); otherwise, the device will abort the operation and the state of the WEL bit will not
change.
Figure 9-1. Write Enable
SCK
CS
SI
SO
MSB
23
1
0
00000110
67
5
4
Opcode
High-impedance



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com