전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ALED7709ATR 데이터시트(PDF) 39 Page - STMicroelectronics

부품명 ALED7709ATR
상세설명  Automotive LED driver 4-channel 200 mA with a DC-DC converter controller
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ALED7709ATR 데이터시트(HTML) 39 Page - STMicroelectronics

Back Button ALED7709ATR Datasheet HTML 35Page - STMicroelectronics ALED7709ATR Datasheet HTML 36Page - STMicroelectronics ALED7709ATR Datasheet HTML 37Page - STMicroelectronics ALED7709ATR Datasheet HTML 38Page - STMicroelectronics ALED7709ATR Datasheet HTML 39Page - STMicroelectronics ALED7709ATR Datasheet HTML 40Page - STMicroelectronics ALED7709ATR Datasheet HTML 41Page - STMicroelectronics ALED7709ATR Datasheet HTML 42Page - STMicroelectronics ALED7709ATR Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 63 page
background image
8.2.2
Start and Stop conditions
Both DATA and CLOCK lines remain HIGH when the bus is not busy. As shown in Figure 20, a START condition
is a HIGH to LOW transition of the SDA line while SCL is HIGH. The STOP condition is a LOW to HIGH transition
of the SDA line while SCL is HIGH.
START and STOP are conditions always generated by master; after a START the bus is considered busy and
becomes free again a certain time after STOP. For this reason, a STOP condition must be sent at the end of each
communication.
A second START condition sent before a STOP condition is called Repeated START (or RESTART) and it is
normally used to change the communication direction, typically from Write to Read.
Figure 20. Start and Stop on the I2C bus
8.2.3
Byte format
Every packet transferred on the SDA line must contain eight bits, each byte is followed by an acknowledge bit.
Each clock pulse transfers a single bit of the packet, the data transfer is MSB (Most Significant Bit) first.
The level on the SDA line must remain stable during the HIGH period of the clock pulse, any change in the SDA
line at this time is considered as a control signal (START or STOP condition).
Figure 21. Bit transfer
8.2.4
Acknowledge (ACK) and not acknowledge (NACK)
After every byte the acknowledge take place, this allows the receiver to inform the transmitter if the byte was
successfully received and another byte can be sent or if the transmission failed. It is a duty of the master to
generate all the needed clock pulses, including the acknowledge ninth pulse.
The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse so the receiver can force and
keep LOW the SDA line during this clock pulse (see Figure 22).
If the receiver left HIGH the SDA line during the ninth clock pulse, it generates the so called Not Acknowledge
signal. In this case, the master can generate either a STOP condition to abort the transfer, or a Repeated START
condition to initiate a new transfer.
ALED7709
I2C serial bus
DS14214 - Rev 1
page 39/63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com