| 전자부품 데이터시트 검색엔진 |
|
AT45DB161E 데이터시트(PDF) 10 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
AT45DB161E 데이터시트(HTML) 10 Page - Renesas Technology Corp |
|
10 / 77 page ![]() DS-AT45DB161E-8782 Rev. P Page 10 1/27/23 © 2023 Renesas Electronics AT45DB161E Datasheet 4. Memory Array To provide optimal flexibility, the AT45DB161E memory array is divided into three levels of granularity comprising of sectors, blocks, and pages. Figure 3 illustrates the breakdown of each level and details the number of pages per sector and block. Program operations to the DataFlash can be done at the full page level or at the byte level (a variable number of bytes). The erase operations can be performed at the chip, sector, block, or page level. Figure 3. Memory Architecture Diagram Sector 0a = 8 pages 4,096/4,224 bytes Sector 0b = 248 pages 126,976/130,944 bytes Block = 4,096/4,224 bytes 8 Pages Sector 0a Page = 512/528 bytes Page 0 Page 1 Page 6 Page 7 Page 8 Page 9 Page 4,094 Page 4,095 Page 14 Page 15 Page 16 Page 17 Page 18 Sector Architecture Block Architecture Page Architecture Block 0 Block 1 Block 30 Block 31 Block 32 Block 33 Block 510 Block 511 Block 62 Block 63 Block 64 Block 65 Sector 15 = 256 pages 131,072/135,168 bytes Block 2 Sector 1 = 256 pages 131,072 /135,168 bytes Sector 14 = 256 pages 131,072/135,168 bytes Sector 2 = 256 pages 131,072/135,168 bytes |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |