 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
CD4011BMS 데이터시트(PDF) 7 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
CD4011BMS 데이터시트(HTML) 7 Page - Renesas Technology Corp |
|
|
7 / 9 page  CD4011BMS, CD4012BMS, CD4023BMS FN3079 Rev 0.00 Page 7 of 9 November 1994 Schematic and Logic Diagrams CD4011BMS CD4023BMS CD4012BMS 1 * 2 * (8, 6, 13) p n (9, 5, 12) n p VDD 14 1(8, 6,13) 2(9, 5, 12) 3 (10, 4, 11) LOGIC DIAGRAM p p p n n n 7VSS 3 (10, 4, 11) VDD VSS *ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK 1 OF 4 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES) VDD VSS 3(1, 11) 5(8, 13) 6 (9, 10) LOGIC DIAGRAM VSS 7 4(2, 12) 5 *(8, 13) 4 *(2, 12) 3 *(1, 11) p n 6(9, 10) n n n n n n p p p p p p VDD 14 *ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK 1 OF 3 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES) VDD VSS 2(12) 4(10) 1 (13) 5(9) 3(11) LOGIC DIAGRAM p p p p p p p p p n n n n n n n n n 7VSS 1 (13) 14 VDD 2 *(12) 3 *(11) 4 *(10) 5 *(9) 1 OF 2 GATES (NUMBERS IN PARENTHESES ARE TERMINAL NUMBERS FOR OTHER GATES) *ALL INPUTS ARE PROTECTED BY CMOS PROTECTION NETWORK |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
