| 전자부품 데이터시트 검색엔진 |
|
853S01 데이터시트(PDF) 11 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
853S01 데이터시트(HTML) 11 Page - Renesas Technology Corp |
|
11 / 24 page ![]() 11 ©2016 Integrated Device Technology, Inc. Revision B, March 4, 2016 853S01 Datasheet LVPECL Clock Input Interface (2.5V) The PCLK /nPCLK accepts LVPECL, LVDS and other differential signals. The differential signal must meet the VPP and VCMR input requirements. Figures 3A to 3C show interface examples for the PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements. Figure 3A. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver Figure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver Figure 3B. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple PCLK nPCLK PCLK nPCLK |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |