전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

85352AYILF 데이터시트(PDF) 5 Page - Renesas Technology Corp

부품명 85352AYILF
상세설명  12 Bit, 2-to-1, 3.3V, 2.5V LVPECL Clock Buffer
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

85352AYILF 데이터시트(HTML) 5 Page - Renesas Technology Corp

  85352AYILF Datasheet HTML 1Page - Renesas Technology Corp 85352AYILF Datasheet HTML 2Page - Renesas Technology Corp 85352AYILF Datasheet HTML 3Page - Renesas Technology Corp 85352AYILF Datasheet HTML 4Page - Renesas Technology Corp 85352AYILF Datasheet HTML 5Page - Renesas Technology Corp 85352AYILF Datasheet HTML 6Page - Renesas Technology Corp 85352AYILF Datasheet HTML 7Page - Renesas Technology Corp 85352AYILF Datasheet HTML 8Page - Renesas Technology Corp 85352AYILF Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 21 page
background image
5
©2015 Integrated Device Technology, Inc.
Revision C, December 1, 2015
85352 Datasheet
Additive Phase Jitter
The spectral purity in a band at a specific offset from the fundamental
compared to the power of the fundamental is called the dBc Phase
Noise. This value is normally expressed using a Phase noise plot
and is most often the specified plot in many applications. Phase noise
is defined as the ratio of the noise power present in a 1Hz band at a
specified offset from the fundamental frequency to the power value of
the fundamental. This ratio is expressed in decibels (dBm) or a ratio
of the power in the 1Hz band to the power in the fundamental. When
the required offset is specified, the phase noise is called a dBc value,
which simply means dBm at a specified offset from the fundamental.
By investigating jitter in the frequency domain, we get a better
understanding of its effects on the desired application over the entire
time record of the signal. It is mathematically possible to calculate an
expected bit error rate given a phase noise plot.
As with most timing specifications, phase noise measurements has
issues relating to the limitations of the equipment. Often the noise
floor of the equipment is higher than the noise floor of the device. This
is illustrated above. The device meets the noise floor of what is
shown, but can actually be lower. The phase noise is dependent on
the input source and measurement equipment.
The source generator “Rohde & Schwarz Signal Generator
SMA100A 9kHz – 6GHz as external input to a Hewlett Packard
8133A 3GHz Pulse Generator".
Additive Phase Jitter @ 156.25MHz
12kHz to 20MHz = 0.21ps (typical)
Offset from Carrier Frequency (Hz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com