| 전자부품 데이터시트 검색엔진 |
|
DSP56652UM/AD 데이터시트(PDF) 39 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
DSP56652UM/AD 데이터시트(HTML) 39 Page - NXP Semiconductors |
|
39 / 76 page ![]() Pin and Signal Descriptions DSP56651 Signal Description Preliminary MOTOROLA DSP56651 Technical Data Sheet 1-33 SC0B Input or Output Input Baseband codec serial clock 0— This signal’s function is determined by the SCLK mode. • Synchronous mode—serial I/O flag 0 • Asynchronous mode—receive clock I/O This signal is equipped with a 100k Ω pull-down resistor. This is a GPIO signal when SC0B is not being used. SC1B Input or Output Input Baseband codec serial clock 1— This signal’s function is determined by the SCLK mode. • Synchronous mode—serial I/O flag 0 • Asynchronous mode—receiver frame sync I/O This signal is equipped with a 100Kk Ω pull-down resistor. This is a GPIO signal when SC1B is not being used. SC2B Input or Output Input Baseband codec serial clock 2— This signal’s function is determined by the SCLK mode. • Synchronous mode—transmitter and receiver frame sync I/O • Asynchronous mode—transmitter frame sync I/O This signal is equipped with a 100k Ω pull-down resistor. This is a GPIO signal when SC2B is not being used. Table 1-19 Baseband Codec Port Signals (Continued) Signal Name Signal Type State during Reset Signal Description Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |