전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P89C51RB2BA 데이터시트(PDF) 35 Page - NXP Semiconductors

부품명 P89C51RB2BA
상세설명  80C51 8-bit Flash microcontroller family 16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89C51RB2BA 데이터시트(HTML) 35 Page - NXP Semiconductors

Back Button P89C51RB2BA Datasheet HTML 31Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 32Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 33Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 34Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 35Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 36Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 37Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 38Page - NXP Semiconductors P89C51RB2BA Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 52 page
background image
Philips Semiconductors
Preliminary specification
89C51RB2/89C51RC2/
89C51RD2
80C51 8-bit Flash microcontroller family
16KB/32KB/64KB ISP/IAP Flash with 512B/512B/1KB RAM
1999 Sep 23
35
EXPLANATION OF THE AC SYMBOLS
Each timing symbol has five characters. The first character is always
‘t’ (= time). The other characters, depending on their positions,
indicate the name of a signal or the logical status of that signal. The
designations are:
A – Address
C – Clock
D – Input data
H – Logic level high
I – Instruction (program memory contents)
L – Logic level low, or ALE
P – PSEN
Q – Output data
R– RD signal
t – Time
V – Valid
W– WR signal
X – No longer a valid logic level
Z – Float
Examples: tAVLL = Time for address valid to ALE low.
tLLPL = Time for ALE low to PSEN low.
tPXIZ
ALE
PSEN
PORT 0
PORT 2
A0–A15
A8–A15
A0–A7
A0–A7
tAVLL
tPXIX
tLLAX
INSTR IN
tLHLL
tPLPH
tLLIV
tPLAZ
tLLPL
tAVIV
SU00006
tPLIV
Figure 29. External Program Memory Read Cycle
ALE
PSEN
PORT 0
PORT 2
RD
A0–A7
FROM RI OR DPL
DATA IN
A0–A7 FROM PCL
INSTR IN
P2.0–P2.7 OR A8–A15 FROM DPF
A0–A15 FROM PCH
tWHLH
tLLDV
tLLWL
tRLRH
tLLAX
tRLAZ
tAVLL
tRHDX
tRHDZ
tAVWL
tAVDV
tRLDV
SU00025
Figure 30. External Data Memory Read Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com