| 전자부품 데이터시트 검색엔진 |
|
M95M02-DFCS6G/K 데이터시트(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M95M02-DFCS6G/K 데이터시트(HTML) 24 Page - STMicroelectronics |
|
24 / 45 page ![]() 6.9 Read lock status (available only in M95M02-D device) The read lock status instruction (see Table 4. Instruction set) is used to check whether the identification page is locked or not in Read-only mode. The read lock status sequence is defined with the chip select (S) first driven low. The bits of the instruction byte and address bytes are then shifted in on serial data input (D). Address bit A10 must be 1, all other address bits are "Don't Care". The lock bit is the LSB (least significant bit) of the byte read on serial data output (Q). It is at “1” when the lock is active and at “0” when the lock is not active. If chip select (S) continues to be driven low, the same data byte is shifted out. The read cycle is terminated by driving chip select (S) high. The instruction sequence is shown in Figure 18. Figure 18. Read lock status sequence MS30910V1 C D S Q 2 1 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 3 2 1 0 36 37 38 7 6 5 4 3 1 7 0 High impedance Data Out 1 Instruction 24-bit address 0 MSB MSB 2 39 Data Out 2 23 22 21 M95M02-DR M95M02-DF Read lock status (available only in M95M02-D device) DS7024 - Rev 13 page 24/45 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |