| 전자부품 데이터시트 검색엔진 |
|
HD74ACT112 데이터시트(PDF) 4 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD74ACT112 데이터시트(HTML) 4 Page - Renesas Technology Corp |
|
4 / 10 page ![]() HD74AC112/HD74ACT112 Rev.2.00, Jul.16.2004, page 2 of 7 Logic Symbol 3 J1 Q1 Q1 K1 CP1 CD1 J2 Q2 Q2 K2 CP2 CD2 SD1 SD2 5 410 11 13 12 6 9 7 1 2 15 14 VCC = Pin16 GND = Pin8 Pin Names J 1, J2, K1, K2 Data Inputs CP 1, CP2 Clock Pulse Inputs (Active Falling Edge) C D1, CD2 Direct Clear Inputs (Active Low) S D1, SD2 Direct Set Inputs (Active Low) Q 1, Q2, Q1, Q 2 Outputs Asynchronous Inputs: Low input to S D sets Q to High level Low input to C D sets Q to Low level Clear and Set are independent of clock Simultaneous Low on C D and SD makes both Q and Q High Truth Table Inputs Outputs @ t n @ t n + 1 JK Q LL Qn LH L HL H HH Qn t n : Bit time before clock pulse. t n + 1 : Bit time after clock pulse. H : High Voltage Level L : Low Voltage Level |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |