전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS841664I 데이터시트(PDF) 2 Page - Renesas Technology Corp

부품명 ICS841664I
상세설명  FemtoClock® Crystal-to-HCSL Clock Generator
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS841664I 데이터시트(HTML) 2 Page - Renesas Technology Corp

  ICS841664I Datasheet HTML 1Page - Renesas Technology Corp ICS841664I Datasheet HTML 2Page - Renesas Technology Corp ICS841664I Datasheet HTML 3Page - Renesas Technology Corp ICS841664I Datasheet HTML 4Page - Renesas Technology Corp ICS841664I Datasheet HTML 5Page - Renesas Technology Corp ICS841664I Datasheet HTML 6Page - Renesas Technology Corp ICS841664I Datasheet HTML 7Page - Renesas Technology Corp ICS841664I Datasheet HTML 8Page - Renesas Technology Corp ICS841664I Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 20 page
background image
ICS841664AGI REVISION A JULY 15, 2013
2
©2013 Integrated Device Technology, Inc.
ICS841664I Data Sheet
FEMTOCLOCK® CRYSTAL-TO-HCSL CLOCK GENERATOR
Pin Description and Pin Characteristic Tables
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1, 18
VDD
Power
Core supply pins.
2
REF_OUT
Output
LVCMOS/LVTTL reference frequency clock output.
3, 7, 15, 22
GND
Power
Power supply ground.
4, 5,
8, 9
QA0, nQA0
QA1, nQA1
Output
Differential Bank A output pairs. HCSL interface levels.
6VDDOA
Power
Output supply pin for Bank A outputs.
10
nREF_OE
Input
Pullup
Active low REF_OUT enable/disable. See Table 3E.
LVCMOS/LVTTL interface levels.
11
BYPASS
Input
Pulldown
Selects PLL/PLL bypass mode. See Table 3C. LVCMOS/LVTTL interface levels.
12
REF_IN
Input
Pulldown
LVCMOS/LVTTL reference clock input.
13
REF_SEL
Input
Pulldown
Reference select, Selects the input reference source. See Table 3B.
LVCMOS/LVTTL interface levels
14
VDDA
Power
Analog supply pin.
16,
17
XTAL_OUT,
XTAL_IN
Input
Parallel resonant crystal interface. XTAL_OUT is the output,
XTAL_IN is the input.
19
MR/nOE
Input
Pulldown
Active HIGH master reset. Active LOW output enable. When logic HIGH, the
internal dividers are reset and the outputs are in high impedance. When logic
LOW, the internal dividers and the outputs are enabled. See Table 3D.
LVCMOS/LVTTL interface levels.
20, 21,
24, 25
nQB1, QB1
nQB0, QB0
Output
Differential Bank B output pairs. HCSL interface levels.
23
VDDOB
Power
Output supply pin for Bank B outputs.
26,
27
FSEL1,
FSEL0
Input
Pulldown
Output frequency select pins. LVCMOS/LVTTL interface levels.
28
IREF
Output
HCSL current reference resistor output. A fixed precision resistor (475
) form this
pin to ground provides a reference current used for differential current-mode
QX[0:1], nQX[0:1] clock outputs.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4pF
CPD
Power Dissipation Capacitance
VDD = 3.465V
4
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN
Input Pulldown Resistor
51
k
ROUT
Output Impedance
REF_OUT
VDD = 3.465V
20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com