 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
HC705MC4GRS/D 데이터시트(PDF) 143 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705MC4GRS/D 데이터시트(HTML) 143 Page - NXP Semiconductors |
|
|
143 / 180 page  Core Timer Computer Operating Properly (COP) Watchdog Reset General Release Specification Core Timer 12.4 Computer Operating Properly (COP) Watchdog Reset The COP watchdog timer function is implemented on this device by using the output of the RTI circuit and further dividing it by eight. The minimum COP reset rates are listed in Table 12-2. If the COP circuit times out, an internal reset is generated and the normal reset vector is fetched. Preventing a COP timeout is done by writing a 0 to bit 0 of address $0FF0. When the COP is cleared, only the final divide-by-eight stage (output of the RTI) is cleared. This function is a mask option. Table 12-2. Minimum COP Reset Times RT1:RT0 Minimum COP Reset at Bus Frequency: 16.384 kHz 3.0 MHz fop 00 7 sec 38.2 ms 7 × (RTI Rate) 01 14 sec 76.5 ms 7 × (RTI Rate) 10 28 sec 153.0 ms 7 × (RTI Rate) 11 56 sec 305.9 ms 7 × (RTI Rate) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
