전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISL98607 데이터시트(PDF) 14 Page - Renesas Technology Corp

부품명 ISL98607
상세설명  High Efficiency Power Supply for Small Size Displays
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ISL98607 데이터시트(HTML) 14 Page - Renesas Technology Corp

Back Button ISL98607 Datasheet HTML 10Page - Renesas Technology Corp ISL98607 Datasheet HTML 11Page - Renesas Technology Corp ISL98607 Datasheet HTML 12Page - Renesas Technology Corp ISL98607 Datasheet HTML 13Page - Renesas Technology Corp ISL98607 Datasheet HTML 14Page - Renesas Technology Corp ISL98607 Datasheet HTML 15Page - Renesas Technology Corp ISL98607 Datasheet HTML 16Page - Renesas Technology Corp ISL98607 Datasheet HTML 17Page - Renesas Technology Corp ISL98607 Datasheet HTML 18Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 29 page
background image
ISL98607
4. Application Information
FN8421 Rev.1.00
Page 14 of 29
Jun.3.19
4.5.2.1 Output Voltage Calculation
The expected output voltage for each regulator is determined using Equations 1 through 3. For the calculations:
VBST = 5.15V (typical) default, VP = +5V (typical) default, VN = -5V (typical) default. Note: VBST_OUT, VP_OUT,
and VN_OUT are the respective 5-bit register settings in decimal.
• Boost Output Voltage, VBST:
• LDO Output Voltage, VP
• Negative Charge Pump Output Voltage, VN:
Example Calculations:
If VBST_OUT = 10 (dec):
If VP_OUT = 10 (dec):
If VN_OUT = 10 (dec):
4.5.3 VBST_CNTRL, VN_CNTRL
In addition to output voltages adjustments, key operation parameters are changed using the I2C to optimize the
ISL98607 performance.
The “VBST_CNTRL” register (Register Address 0x0D) controls and optimizes boost PFM mode, boost FET slew
rate, and switching frequency of the boost and charge pump.
The VN_CNTRL register (Register Address 0x0F) enables and disables the PFM mode, and optimizes the charge
pump PFM operation with adjustments to the PFM peak current, and pulse length.
4.5.4 FAULT
The “FAULT” register (Register Address 0x04) reads back the current fault status of the IC. The fault conditions
that are read back by I2C are:
• VBST undervoltage fault
• VP undervoltage fault
• VN undervoltage fault
• Over-Temperature Protection (OTP)
FAULT register bits <b3:b0> are reset by cycling the logic voltage on both the ENP and ENN pins simultaneously
(set ENN = ENP = LOW, then ENN = ENP = HIGH) or power cycling VIN.
If FAULT register bit <b0> (OTP status bit) is latched HIGH for an OTP fault, it is reset after it is read twice by the
I2C. A single I2C read returns the bit value (status), and a second read resets only the OTP bit.
VBST V

VBST VBST_OUT 50mV
+
=
(EQ. 1)
VP V

VP VP_OUT 50mV
+
=
(EQ. 2)
VN V

VN VN_OUT 50mV
–
=
(EQ. 3)
VBST V

5.15V 10 50mV
+
5.65V
==
VP V

5V 10 50mV
+
5.5V
==
VN V

-5V 10 50mV
–
-5.5V
==



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com