APR11SLASHD datasheet(10/101 Pages) NXP

10 / 101 page

1-4

DSP56001A/D, Rev. 1

MOTOROLA

DSP56001A

Clock

CLOCK

ADDRESS BUS

DATA BUS

Table 1-4

Clock Signals

Signal

Name

Signal

Type

State

during

Reset

Signal Description

EXTAL

Input

External Clock/Crystal Input

—This input should be connected to an

external crystal or to an external oscillator.

XTAL

Output

Chip-

driven

Crystal Output

—This output connects the internal crystal oscillator

output to an external crystal. If an external oscillator is used, XTAL

should be left unconnected.

Table 1-5

Address Bus Signals

Signal

Names

Signal

Type

State

during

Reset

Signal Description

A0–A15

Output

Tri-

stated

Address Bus

—These signals specify the address for external

program and data memory accesses. If there is no external bus

activity, A0–A15 remain at their previous values to reduce power

consumption. A0–A15 are tri-stated when the bus grant signal is

asserted.

Table 1-6

Data Bus Signals

Signal

Names

Signal

Type

State

during

Reset

Signal Description

D0–D23

Input/

Output

Tri-

stated

Data Bus

—These signals provide the bidirectional data bus for

external program and data memory accesses. D0–D23 are tri-stated

when the BG or RESET signal is asserted.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

APR11/D 데이터시트(PDF) 10 Page - NXP Semiconductors

APR11/D 데이터시트(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL