DP83849I datasheet(13/106 Pages) NSC

13 / 106 page

www.national.com

1.5 JTAG Interface

1.6 Reset and Power Down

1.7 Strap Options

The DP83849I uses many of the functional pins as strap

options. The values of these pins are sampled during reset

and used to strap the device into specific modes of opera-

tion. The strap option pin assignments are defined below.

The functional pin name is indicated in parentheses.

A 2.2 k

Ω resistor should be used for pull-down or pull-up to

change the default strap option. If the default option is

required, then there is no need for external pull-up or pull

down resistors. Since these pins may have alternate func-

tions after reset is deasserted, they should not be con-

nected directly to VCC or GND.

Signal Name

Type

Pin #

Description

TCK

I, PU

TEST CLOCK

This pin has a weak internal pullup.

TDO

TEST OUTPUT

TMS

I, PU

TEST MODE SELECT

This pin has a weak internal pullup.

TRSTN

I, PU

TEST RESET Active low test reset.

This pin has a weak internal pullup.

TDI

I, PU

TEST DATA INPUT

This pin has a weak internal pullup.

Signal Name

Type

Pin #

Description

RESET_N

I, PU

RESET: Active Low input that initializes or re-initializes the

DP83849I. Asserting this pin low for at least 1

µs will force a reset

process to occur. All internal registers will re-initialize to their de-

fault states as specified for each bit in the Register Block section.

All strap options are re-initialized as well.

PWRDOWN_INT_A

PWRDOWN_INT_B

I, PU

The default function of this pin is POWER DOWN.

POWER DOWN: The pin is an active low input in this mode and

should be asserted low to put the device in a Power Down mode.

INTERRUPT: The pin is an open drain output in this mode and will

be asserted low when an interrupt condition occurs. Although the

pin has a weak internal pull-up, some applications may require an

external pull-up resister. Register access is required for the pin to

be used as an interrupt mechanism. See Section 5.5.2 Interrupt

Mechanism for more details on the interrupt mechanisms.

Signal Name

Type

Pin #

Description

PHYAD1 (RXD0_A)

PHYAD2 (RXD1_A)

PHYAD3 (RXD0_B)

PHYAD4 (RXD1_B)

S, O, PD

PHY ADDRESS [4:1]: The DP83849I provides four PHY address

pins, the state of which are latched into the PHYCTRL register at

system Hardware-Reset. Phy Address[0] selects between ports A

and B.

The DP83849I supports PHY Address strapping for Port A even

values 0 (<0000_0>) through 30 (<1111_0>). Port B will be

strapped to odd values 1 (<0000_1>) through 31 (<1111_1>).

PHYAD[4:1] pins have weak internal pull-down resistors.

DP83849I 데이터시트(PDF) 13 Page - National Semiconductor (TI)

DP83849I 데이터시트(HTML) 13 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL