IRMCS2033

This document is the property of International Rectifier and may not be copied or distributed without expressed consent.

15

SPI interface Connector

IRMCS2033 has one SPI interface connector (J4) on the board. The connector is a 6-pin header and its pin

assignments are shown below. The signal level is 3.3V with 5V tolerant input. Maximum transmission speed is 6

MHz.

1

2

4

6

3

5

J4

HDR6

SPI

Interface

MISO

SCLK

MOSI

SYNC

CS

Figure 7. SPI Interface Connector

SPI Register Access

When configured as an SPI device read only and read/write operations are performed using the following transfer

format:

Command Byte

Data Byte 0

…………….

Data Byte N

Data Transfer Format

Bit Position

7

6

5

4

3

2

1

0

Read

Only

Register Map Starting Address

Command Byte Format

Data transfers begin at the address specified in the command byte and proceed sequentially until the SPI transfer

completes. As in the Host Parallel Access, the internal address register is incremented after each SPI byte is

transferred. Note that accesses are read/write unless the “read only” bit is set.