AD9911SLASHPCB datasheet(8/44 Pages) AD

8 / 44 page

AD9911

Rev. 0 | Page 8 of 44

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

DATA LATENCY (PIPELINE DELAY) SINGLE-

TONE MODE2, 3

Frequency, Phase, and Amplitude Words to

DAC Output with Matched Latency Enabled

SYSCLK

cycles

Frequency Word to DAC Output with

Matched Latency Disabled

SYSCLK

cycles

Phase Offset Word to DAC Output with

Matched Latency Disabled

SYSCLK

cycles

Amplitude Word to DAC Output with

Matched Latency Disabled

SYSCLK

cycles

DATA LATENCY (PIPELINE DELAY)

MODULATION MODE4

Frequency Word to DAC Output

SYSCLK

Cycles

Phase Offset Word to DAC Output

SYSCLK

Cycles

Amplitude Word to DAC Output

SYSCLK

Cycles

DATA LATENCY (PIPELINE DELAY) LINEAR

SWEEP MODE4

Frequency Rising/Falling Delta Tuning Word

to DAC Output

SYSCLK

Cycles

Phase Offset Rising/Falling Delta Tuning

Word to DAC Output

SYSCLK

Cycles

Amplitude Rising/Falling Delta Tuning Word

to DAC Output

SYSCLK

Cycles

1 For the VCO frequency range of 160 MHz to 255 MHz, the appropriate setting for the VCO gain bit is dependent upon supply, temperature and process. Therefore, in a

production environment this frequency band must be avoided.

2 Data latency is reference to the I/O_UPDATE pin.

3 Data latency is fixed and the units are system clock (SYSCLK) cycles

4 Data latency is referenced to a profile change.

AD9911/PCB 데이터시트(PDF) 8 Page - Analog Devices

AD9911/PCB 데이터시트(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

데이터시트 다운로드

링크 URL