| 전자부품 데이터시트 검색엔진 |
|
ST7260 데이터시트(PDF) 88 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7260 데이터시트(HTML) 88 Page - STMicroelectronics |
|
88 / 117 page ![]() ST7260 88/117 13.3 OPERATING CONDITIONS 13.3.1 General Operating Conditions Figure 42. fCPU Maximum Operating Frequency Versus VDD Supply Voltage 13.3.2 Operating Conditions with Low Voltage Detector (LVD) Subject to general operating conditions for VDD, fCPU, and TA. Refer to Figure 9 on page 20. Notes: 1. The VDD rise time rate condition is needed to insure a correct device power-on and LVD reset. Not tested in production. 2. Guaranteed by characterization - not tested in production Symbol Parameter Conditions Min Typ Max Unit VDD Operating Supply Voltage fCPU = 8 MHz 45 5.5 V VDDA Analog supply voltage VDD VDD VSSA Analog supply voltage VSS VSS fCPU Operating frequency fOSC = 24 MHz 8 MHz fOSC = 12 MHz 4 TA Ambient temperature range 070 °C Symbol Parameter Conditions Min Typ Max Unit VIT+ Low Voltage Reset Threshold (VDD rising) VDD Max. Variation 50V/ms 3.4 3.7 4.0 V VIT- Low Voltage Reset Threshold (VDD falling) VDD Max. Variation 50V/ms 3.2 3.5 3.8 V Vhyst Hysteresis (VIT+ - VIT-) 2) 100 175 220 mV VtPOR VDD rise time rate 1) 0.5 50 V/ms fCPU [MHz] SUPPLY VOLTAGE [V] 8 4 2 0 2.5 3.0 3.5 4 4.5 5 5.5 FUNCTIONALITY FUNCTIONALITY GUARANTEED FROM 4 TO 5.5 V NOT GUARANTEED IN THIS AREA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |