전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS650-40A 데이터시트(PDF) 2 Page - Renesas Technology Corp

부품명 ICS650-40A
상세설명  ETHERNET SWITCH CLOCK SOURCE
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS650-40A 데이터시트(HTML) 2 Page - Renesas Technology Corp

  ICS650-40A Datasheet HTML 1Page - Renesas Technology Corp ICS650-40A Datasheet HTML 2Page - Renesas Technology Corp ICS650-40A Datasheet HTML 3Page - Renesas Technology Corp ICS650-40A Datasheet HTML 4Page - Renesas Technology Corp ICS650-40A Datasheet HTML 5Page - Renesas Technology Corp ICS650-40A Datasheet HTML 6Page - Renesas Technology Corp ICS650-40A Datasheet HTML 7Page - Renesas Technology Corp ICS650-40A Datasheet HTML 8Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
ICS650-40A
ETHERNET SWITCH CLOCK SOURCE
CLOCK SYNTHESIZER
IDT™ / ICS™ ETHERNET SWITCH CLOCK SOURCE
2
ICS650-40A
REV E 051310
Pin Assignment
Output Select Table (MHz)
Pin Descriptions
1
2
3
X2
4
VDD
5
6
7
8
VDDOA
GNDB
OE
GNDA
16
X1/ICLK
VDD
15
14
13
12
11
10
9
16-pin (173 mil) TSSOP
CLKA
CLKA
GNDA
S1
S0
GND
VDDOB
CLKB
S1
S0
CLKA
(MHz)
CLKA
(MHz)
CLKB
(MHz)
0
0
127
127
157
0
1
133
133
189
1
0
157
157
127
1
1
189
189
133
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
X1/ICLK
Input
Crystal or clock input. Connect to a 25 MHz crystal or single ended clock.
2
VDD
Power
Connect to +3.3 V.
3
GNDA
Power
Connect to ground.
4
VDDOA
Power
Connect to +2.5 V or +3.3 V. For CLKA outputs only.
5
CLKA
Output
Clock A output with weak pull-down resistor.
6
CLKA
Output
Clock A output with weak pull-down resistor.
7
GNDA
Power
Connect to ground.
8
S1
Input
Select pin 1.
9
S0
Input
Select pin 0.
10
GNDB
Power
Connect to ground.
11
CLKB
Output
Clock B output with weak pull-down resistor.
12
VDDOB
Power
Connect to +2.5 V or 3.3 V. For clock output B only.
13
GND
Power
Connect to ground.
14
OE
Input
Output enable tri-states outputs and device is not shut down. This input
has internal pull-up resistor. OE = 1 enables outputs A and B and OE=0
disables outputs A and B. When disabled the pull-down resistor pulls the
outputs to GND.
15
VDD
Power
Connect to +3.3 V.
16
X2
Output
Crystal connection. Leave unconnected for clock input.



Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com