전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ICS9148-32 데이터시트(PDF) 2 Page - Renesas Technology Corp

부품명 ICS9148-32
상세설명  Pentium/ProTM System Clock Chip
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS9148-32 데이터시트(HTML) 2 Page - Renesas Technology Corp

  ICS9148-32 Datasheet HTML 1Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 2Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 3Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 4Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 5Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 6Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 7Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 8Page - Renesas Technology Corp ICS9148-32 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 15 page
background image
2
ICS9148-32
Pin Descriptions
Select Functions
Functionality
CPU
PCI,
PCI_F
REF
IOAPIC
48 MHz
Selection
Tristate
HI - Z
HI - Z
HI - Z
HI - Z
HI - Z
Testmode
TCLK/21
TCLK/61
TCLK1
TCLK1
TCLK/21
Spread Spectrum
Modulated2
Modulated2
14.318MHz
14.318MHz
48.0MHz
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
1
REF0/SEL48#
OUT/IN
14.318MHz clock output / Latched input at power up. When
low, pin 23 is 48MHz.
2, 47
REF (1:2)
OUT
14.318MHz clock output
3
GND1
PWR
Ground for REF outputs
4X1
IN
XTAL_IN 14.318MHz Crystal input, has internal 33pF load
cap and feed back resistor from X2
5
X2
OUT
XTAL_OUT Crystal output, has internal load cap 33pF
6, 12, 18
GND2
PWR
Ground for PCI outputs
7
PCICLK_F
OUT
Free Running PCI output
8, 10, 11, 13, 14, 16, 17
PCICLK (0:6)
OUT
PCI clock outputs. TTL compatible 3.3V
9, 15
VDD2
PWR
Power for PCICLK outputs, nominally 3.3V
19, 33
VDD
PWR
Isolated power for core, nominally 3.3V
20, 32
GND
PWR
Isolated ground for core
21
VDD3
PWR
Power for 48MHz outputs, nominally 3.3V
22
48MHz
OUT
48MHz output
23
24/48MHz#
OUT
Fixed clock output. 24MHz if pin1=1 at power up
48MHz if pin 1=0 at power up
24
GND3
PWR
Ground for 48MHz outputs
25
SEL100/66.6#
IN
Select pin for enabling 100MHz or 66.6MHz
H=100MHz, L=66.6MHz (PCI always synchronous 33.3MHz)
26
SCLK
IN
Clock input for I
2C input
27
SDATA
IN
Data input for I
2C input
281
SPREAD#
IN
Enables Spread Spectrum feature when LOW
29
1
PD#
IN
Powers down chip, active low
301
CPU_STOP#
IN
Halts CPU clocks at logic "0" level when low
31
1
PCI_STOP#
IN
Halts PCI Bus at logic "0" level when low
37, 41
VDDL2
PWR
Power for CPU outputs, nominally 2.5V
34, 38
GNDL2
PWR
Ground for CPU outputs.
35, 36, 39, 40
CPUCLK (3:0)
OUT
CPU and Host clock outputs, nominally 2.5V
42
N/C
-
Not internally connected
43
GNDL1
PWR
Ground for IOAPIC outputs
44, 45
IOAPIC (0:1)
OUT
IOAPIC outputs (14.318MHz) nominally 2.5V
46
VDDL1
PWR
Power for IOAPIC outputs, nominally 2.5V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com