| 전자부품 데이터시트 검색엔진 |
|
AM29BDS643G 데이터시트(PDF) 9 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
AM29BDS643G 데이터시트(HTML) 9 Page - SPANSION |
|
9 / 49 page ![]() May 8, 2006 25692A2 Am29BDS643G 7 D A TA SH EE T INPUT/OUTPUT DESCRIPTIONS A16–A21 = Address Inputs A/DQ0– = Multiplexed Address/Data input/output A/DQ15 CE# = Chip Enable Input. Asynchronous relative to CLK for the Burst mode. OE# = Output Enable Input. Asynchronous relative to CLK for the Burst mode. WE# = Write Enable Input. VCC = Device Power Supply (1.7 V–1.9 V). VSS =Ground NC = No Connect; not connected internally RDY = Ready output; indicates the status of the Burst read. Low = data not valid at expected time. High = data valid. CLK = The first rising edge of CLK in conjunction with AVD# low latches address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK increment the internal address counter. CLK should remain low during asynchronous access. AVD# = Address Valid input. Indicates to device that the valid address is present on the address inputs (address bits A0–A15 are multiplexed, address bits A16–A21 are address only). Low = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising edge of CLK. High = device ignores address inputs PS = Power Saving input/output During a read operation, PS indicates whether or not the data on the outputs are inverted. Low = data not inverted; High = data inverted During write or command operations, if the PS input is taken high the input data will be inverted internally; if the PS input is low the input data will not be inverted internally RESET# = Hardware reset input. Low = device resets and returns to reading array data WP# = Hardware write protect input. Low = disables writes to SA132 and SA133 VPP = At 12 V, accelerates programming; automatically places device in unlock bypass mode. At VIL, disables program and erase functions. Should be at VIH for all other conditions. LOGIC SYMBOL 6 16 A/DQ0– A/DQ15 A16–A21 CE# OE# WE# RESET# CLK RDY PS AVD# WP# VPP |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |