전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS83940DI 데이터시트(PDF) 2 Page - Renesas Technology Corp

부품명 ICS83940DI
상세설명  Low Skew, 1 to 18 LVPECL to LVCMOS/LVTTL Fanout Buffer
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS83940DI 데이터시트(HTML) 2 Page - Renesas Technology Corp

  ICS83940DI Datasheet HTML 1Page - Renesas Technology Corp ICS83940DI Datasheet HTML 2Page - Renesas Technology Corp ICS83940DI Datasheet HTML 3Page - Renesas Technology Corp ICS83940DI Datasheet HTML 4Page - Renesas Technology Corp ICS83940DI Datasheet HTML 5Page - Renesas Technology Corp ICS83940DI Datasheet HTML 6Page - Renesas Technology Corp ICS83940DI Datasheet HTML 7Page - Renesas Technology Corp ICS83940DI Datasheet HTML 8Page - Renesas Technology Corp ICS83940DI Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 17 page
background image
2
©2020 Renesas Electronics Corporation
January 7, 2020
ICS83940DI Datasheet
Pin Descriptions and Characteristics
Table 1. Pin Descriptions
NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Number
Name
Type
Description
1, 2, 12, 17, 25
GND
Power
Power supply ground.
3
LVCMOS_CLK
Input
Pulldown
Single-ended clock input. LVCMOS/LVTTL interface levels.
4
CLK_SEL
Input
Pulldown
Clock select input. When HIGH, selects LVCMOS_CLK input.
When LOW, selects PCLK, nPCLK inputs.
LVCMOS / LVTTL interface levels.
5
PCLK
Input
Pulldown
Non-inverting differential LVPECL clock input.
6nPCLK
Input
Pullup/
Pulldown
Inverting differential LVPECL clock input. VDD/2 default when left
floating.
7, 21
VDD
Power
Power supply pin.
8, 16, 29
VDDO
Power
Output supply pins.
9, 10, 11,
13, 14, 15,
18, 19, 20,
22, 23, 24,
26, 27, 28,
30, 31, 32
Q17, Q16, Q15,
Q14, Q13, Q12,
Q11, Q10, Q9,
Q8, Q7, Q6,
Q5, Q4, Q3,
Q2, Q1, Q0
Output
Single-ended clock outputs. LVCMOS/LVTTL interface levels.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4
pF
RPULLUP
Input Pullup Resistor
51
k
RPULLDOWN
Input Pulldown Resistor
51
k
CPD
Power Dissipation Capacitance
(per output)
6pF
ROUT
Output Impedance
18
28



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com