| 전자부품 데이터시트 검색엔진 |
|
ICS87004 데이터시트(PDF) 4 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS87004 데이터시트(HTML) 4 Page - Renesas Technology Corp |
|
4 / 16 page ![]() ICS87004AG REVISION C DECEMBER 1, 2009 4 ©2009 Integrated Device Technology, Inc. ICS87004 Data Sheet 1:4, DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR Table 3B. PLL Bypass Function Table Inputs Outputs PLL_SEL = 0 PLL Bypass Mode SEL3 SEL2 SEL1 SEL0 Q[0:3] 0000 ÷8 0001 ÷8 0010 ÷8 0011 ÷16 0100 ÷16 0101 ÷16 0110 ÷32 0111 ÷32 1000 ÷64 1001 ÷128 1010 ÷4 1011 ÷4 1100 ÷8 1101 ÷2 1110 ÷4 1111 ÷2 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |