전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ICS951413 데이터시트(PDF) 12 Page - Renesas Technology Corp

부품명 ICS951413
상세설명  Programmable System Clock Chip for ATI RS400 P4TM-based Systems
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS951413 데이터시트(HTML) 12 Page - Renesas Technology Corp

Back Button ICS951413 Datasheet HTML 8Page - Renesas Technology Corp ICS951413 Datasheet HTML 9Page - Renesas Technology Corp ICS951413 Datasheet HTML 10Page - Renesas Technology Corp ICS951413 Datasheet HTML 11Page - Renesas Technology Corp ICS951413 Datasheet HTML 12Page - Renesas Technology Corp ICS951413 Datasheet HTML 13Page - Renesas Technology Corp ICS951413 Datasheet HTML 14Page - Renesas Technology Corp ICS951413 Datasheet HTML 15Page - Renesas Technology Corp ICS951413 Datasheet HTML 16Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 25 page
background image
12
Integrated
Circuit
Systems, Inc.
ICS951413
0929D—10/30/06
SMBus Table: M/N Programming & WD Safe Frequency Control Register
Pin #
Name
Control Function
Type
01
PWD
Bit 7
M/N_EN
PLLS M/N
Programming Enable
RW
Disable
Enable
0
Bit 6
Reserved
Reserved
RW
-
-
0
Bit 5
WD Safe Freq
Source
WD Safe Freq Source
RW
B10b(4:0)
Latch
Inputs
0
Bit 4
WD SF4
RW
0
Bit 3
WD SF3
RW
0
Bit 2
WD SF2
RW
0
Bit 1
WD SF1
RW
0
Bit 0
WD SF0
RW
0
SMBus Table: CPU Frequency Control Register
Pin #
Name
Control Function
Type
01
PWD
Bit 7
N Div8
N Divider Prog bit 8
RW
X
Bit 6
N Div9
N Divider Prog bit 9
RW
X
Bit 5
M Div5
RW
X
Bit 4
M Div4
RW
X
Bit 3
M Div3
RW
X
Bit 2
M Div2
RW
X
Bit 1
M Div1
RW
X
Bit 0
M Div0
RW
X
SMBus Table: CPU Frequency Control Register
Pin #
Name
Control Function
Type
01
PWD
Bit 7
N Div7
RW
X
Bit 6
N Div6
RW
X
Bit 5
N Div5
RW
X
Bit 4
N Div4
RW
X
Bit 3
N Div3
RW
X
Bit 2
N Div2
RW
X
Bit 1
N Div1
RW
X
Bit 0
N Div0
RW
X
SMBus Table: CPU Spread Spectrum Control Register
Pin #
Name
Control Function
Type
01
PWD
Bit 7
SSP7
RW
X
Bit 6
SSP6
RW
X
Bit 5
SSP5
RW
X
Bit 4
SSP4
RW
X
Bit 3
SSP3
RW
X
Bit 2
SSP2
RW
X
Bit 1
SSP1
RW
X
Bit 0
SSP0
RW
X
-
-
Byte 13
-
Spread Spectrum
Programming bit(7:0)
-
-
-
-
-
-
-
Byte 12
-
N Divider Programming
Byte12 bit(7:0) and
Byte11 bit(7:6)
-
-
-
-
-
-
Byte 11
-
The decimal
representation of M and
N Divier in Byte 11 and
12 will configure the
CPU VCO frequency.
Default at power up =
latch-in or Byte 0 Rom
table. VCO Frequency =
14.318 x [NDiv(9:0)+8] /
[MDiv(5:0)+2]
-
-
M Divider Programming
bit (5:0)
-
-
-
-
-
-
-
Watch Dog Safe Freq
Programming bits
-
-
-
-
Byte 10
-
Writing to these bit will
configure the safe
frequency as Byte0 bit
(4:0).
The decimal
representation of M and
N Divier in Byte 11 and
12 will configure the
CPU VCO frequency.
Default at power up =
latch-in or Byte 0 Rom
table. VCO Frequency =
14.318 x [NDiv(9:0)+8] /
[MDiv(5:0)+2]
These Spread Spectrum
bits in Byte 13 and 14
will program the spread
pecentage of CPU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com