| 전자부품 데이터시트 검색엔진 |
|
AD8352ACPZ-R7 데이터시트(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD8352ACPZ-R7 데이터시트(HTML) 17 Page - Analog Devices |
|
17 / 20 page ![]() AD8352 Rev. 0 | Page 17 of 20 EVALUATION BOARD LOADING SCHEMES The AD8352 evaluation board is characterized with two load configurations representing the most common ADC input resistance. The loads chosen are 200 Ω and 1000 Ω using a broadband resistive match. The loading can be changed via R8, R9, and R12 giving the flexibility to characterize the AD8352 evaluation board for the load in any given application. These loads are inherently lossy and thus must be accounted for in overall gain/loss for the entire evaluation board. Measure the gain of the AD8352 with an oscilloscope using the following procedure to determine the actual gain: 1. Measure the peak-to-peak voltage at the input node (C2 or C3), and 2. Measure the peak-to-peak voltage at the output node (C4 or C5), then 3. Compute gain using the formula Gain = 20log VOUT/VIN Table 11. Values Used for 200 Ω and 1000 Ω Loads Component 200 Ω Load 1000 Ω Load R8 86.6 487 R9 57.6 51.1 R12 86.6 487 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |