전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9992BBCZ 데이터시트(PDF) 55 Page - Analog Devices

부품명 AD9992BBCZ
상세설명  12-Bit CCD Signal Processor with Precision Timing Generator
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9992BBCZ 데이터시트(HTML) 55 Page - Analog Devices

Back Button AD9992BBCZ Datasheet HTML 51Page - Analog Devices AD9992BBCZ Datasheet HTML 52Page - Analog Devices AD9992BBCZ Datasheet HTML 53Page - Analog Devices AD9992BBCZ Datasheet HTML 54Page - Analog Devices AD9992BBCZ Datasheet HTML 55Page - Analog Devices AD9992BBCZ Datasheet HTML 56Page - Analog Devices AD9992BBCZ Datasheet HTML 57Page - Analog Devices AD9992BBCZ Datasheet HTML 58Page - Analog Devices AD9992BBCZ Datasheet HTML 59Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 92 page
background image
AD9992
Rev. C | Page 55 of 92
GP LOOK-UP TABLES (LUT)
The AD9992 is equipped with a look-up table for each pair of
consecutive GP signals when configured as outputs. GP1 is
always combined with GP2, GP3 is always combined with GP4,
GP5 is always combined with GP6, and GP7 is always combined
with GP8. The external GPO outputs from each pair can output
the result of the LUT or the original GP internal signal.
GP1
LUT
1
0
0
1
GPO2
GPO1
GP2
GP2_USE_LUT
GP1_USE_LUT
Figure 63. Internal LUT for GP1 and GP2 Signals
Address 0x79 dictates the behavior of the LUT and which
signals receive the result. Each 4-bit LUT_FOR_GPxy register
can realize any logic combination of GPx and GPy. For example,
Table 24 shows how the register values of LUT_FOR_GP12 [11:8]
are determined. XOR, NAND, AND, and OR results are shown,
but any 4-bit combination is possible. A simple example of XOR
gating is shown in Figure 64.
Table 24. LUT Results Based on GP1 and GP2 Values
GP2
GP1
LUT: XOR
LUT: NAND
LUT: AND
LUT: OR
0
0
0
1
0
0
0
1
1
1
0
1
1
0
1
1
0
1
1
1
0
0
1
1
GP1
GP2
GPO2
NOTES
1. LOGIC COMBINATION (XOR) OF PROGRAMMED TOGGLES
GP1 AND GP2.
LUT_FOR_GP12[11:8] = 0x06
GP2_USE_LUT = 1
GP1_USE_LUT = 0
GPO1
Figure 64. LUT Example for GP1 XOR GP2
Field Counter and GPO Limitations
The following is a summary of the known limitations of the field
counters and GPO signals that dictate usability:
• The field counter trigger (PRIMARY_ACTION and
SECONDARY_ACTION registers, Address 0x70) is self-reset
at the start of every VD period. Therefore, there must be one
VD period between sequential programming to that address.
• If GP*_PROTOCOL = 1, it must be manually reset to
GP*_PROTOCOL = 0 one VD period before it can be used
again. If manual toggles are desired in sequential fields, the
MANUAL_TRIG register should be used in conjunction with
GP*_PROTOCOL = 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com