Nexperia

74LVC126A

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

4. Functional diagram

mna235

1A

1Y

2

1

3

1OE

2A

2Y

5

4

6

2OE

3A

3Y

9

10

8

3OE

4A

4Y

12

13

11

4OE

Fig. 1. Logic symbol

mna236

1

EN1

1

3

2

4

6

5

10

8

9

13

11

12

Fig. 2. IEC logic symbol

mna234

nOE

nA

nY

Fig. 3. Logic diagram

5. Pinning information

5.1. Pinning

74LVC126A

1OE

VCC

1A

4OE

1Y

4A

2OE

4Y

2A

3OE

2Y

3A

GND

3Y

aaa-012622

1

2

3

4

5

6

7

8

10

9

12

11

14

13

Fig. 4. Pin configuration SOT108-1 (SO14) and

SOT402-1 (TSSOP14)

001aac983

74LVC126A

Transparent top view

2Y

3A

2A

3OE

2OE

4Y

1Y

4A

1A

4OE

6

9

5

10

4

11

3

12

2

13

terminal 1

index area

GND(1)

(1) This is not a ground pin. There is no electrical or

mechanical requirement to solder the pad. In case

soldered, the solder land should remain floating or

connected to GND.

Fig. 5. Pin configuration SOT762-1 (DHVQFN14)

74LVC126A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 11 — 20 September 2021

2 / 13