Nexperia

74LVC16373A; 74LVCH16373A

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

to internal circuit

mgu771

VCC

data input

Fig. 4. Bus hold circuit

5. Pinning information

5.1. Pinning

16373A

001aad112

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

48

47

46

45

44

43

42

41

40

39

38

37

36

35

34

33

32

31

30

29

28

27

26

25

1Q0

1Q1

GND

1Q2

1Q3

VCC

1Q4

1Q5

GND

1Q6

1Q7

2Q0

2Q1

GND

2Q2

2Q3

VCC

2Q4

2Q5

GND

2Q6

2Q7

2OE

1D0

1D1

GND

1D2

1D3

VCC

1D4

1D5

GND

1D6

1D7

2D0

2D1

GND

2D2

2D3

VCC

2D4

2D5

GND

2D6

2D7

2LE

1OE

1LE

Fig. 5. Pin configuration SOT362-1 (TSSOP48) and SOT480-1 (TSSOP48)

74LVC_LVCH16373A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 10 — 1 October 2021

3 / 15