| 전자부품 데이터시트 검색엔진 |
|
74LVC373APW 데이터시트(PDF) 7 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74LVC373APW 데이터시트(HTML) 7 Page - Nexperia B.V. All rights reserved |
|
7 / 15 page ![]() Nexperia 74LVC373A Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state -40 °C to +85 °C -40 °C to +125 °C Symbol Parameter Conditions Min Typ[1] Max Min Max Unit LE HIGH; see Fig. 9 VCC = 1.65 V to 1.95 V 5.0 - - 5.0 - ns VCC = 2.3 V to 2.7 V 4.0 - - 4.0 - ns VCC = 2.7 V 3.0 - - 3.0 - ns tW pulse width VCC = 3.0 V to 3.6 V 3.0 1.5 - 3.0 - ns Dn to LE; see Fig. 11 VCC = 1.65 V to 1.95 V 4.0 - - 4.0 - ns VCC = 2.3 V to 2.7 V 3.0 - - 3.0 - ns VCC = 2.7 V 2.0 - - 2.0 - ns tsu set-up time VCC = 3.0 V to 3.6 V 2.0 0.0 - 2.0 - ns Dn to LE; see Fig. 11 VCC = 1.65 V to 1.95 V 3.0 - - 3.0 - ns VCC = 2.3 V to 2.7 V 2.0 - - 2.0 - ns VCC = 2.7 V 1.5 - - 1.5 - ns th hold time VCC = 3.0 V to 3.6 V 1.5 0.3 - 1.5 - ns tsk(0) output skew time VCC = 3.0 V to 3.6 V [3] - - 1.0 - 1.5 ns per latch; VI = GND to VCC [4] VCC = 1.65 V to 1.95 V - 16.6 - - - pF VCC = 2.3 V to 2.7 V - 19.2 - - - pF CPD power dissipation capacitance VCC = 3.0 V to 3.6 V - 21.6 - - - pF [1] Typical values are measured at Tamb = 25 °C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively. [2] tpd is the same as tPLH and tPHL. ten is the same as tPZL and tPZH. tdis is the same as tPLZ and tPHZ. [3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design. [4] CPD is used to determine the dynamic power dissipation (PD in μW). PD = CPD × VCC 2 × fi × N + Σ(CL × VCC 2 × fo) where: fi = input frequency in MHz; fo = output frequency in MHz CL = output load capacitance in pF VCC = supply voltage in Volts N = number of inputs switching Σ(CL × VCC 2 × fo) = sum of the outputs 10.1. Waveforms and test circuit mna884 Dn input Qn output tPHL tPLH GND VI VM VM VOH VOL Measurement points are given in Table 8. VOL and VOH are typical output voltage levels that occur with the output load. Fig. 8. Input (Dn) to output (Qn) propagation delays 74LVC373A All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved Product data sheet Rev. 5 — 27 August 2021 7 / 15 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |